Please allow ads on our site
Kindly log in to use this feature. We’ll take you to the login page automatically.
LoginXeon E5 v3 Cluster on die technology
General Tech Technology & Software 3 years ago
User submissions are the sole responsibility of contributors, with TuteeHUB disclaiming liability for accuracy, copyrights, or consequences of use; content is for informational purposes only and not professional advice.
No matter what stage you're at in your education or career, TuteeHUB will help you reach the next level that you're aiming for. Simply,Choose a subject/topic and get started in self-paced practice sessions to improve your knowledge and scores.
Similar Forum
Explore Other Libraries
Online Exams
Question Bank
Career News
Feeds
Full Forms
Dictionary
Interview Question
Gigs
Quotes
Lyrics
Videos
Courses
Blogs
Tutorials
Forum
Educators
Corporates
Tools
Please allow ads on our site
Kindly log in to use this feature. We’ll take you to the login page automatically.
Login
manpreet![Tuteehub forum best answer]()
Best Answer
3 years ago
I am currently investigating how to enhance performance isolation and predictability on the latest Intel platforms, in particular on Xeon E5 v3 (Haswell).
To this aim, I am envisioning to exploit the Cluster-on-die mechanism, but I have some questions.
1) on multiple internet sources I read that it is available only in models with 10 or more cores, since they arrange cores and LLC slices on two ring buses, each one with a System Agent. Can someone confirm this?
2) if I enable Cluster-on-die, LLC misses are handled by the SA on the same ring of the core that generated the miss, right?
3) most importantly, in case of a miss from a certain core, are data placed on LLC slices on the same ring of the requesting core, or are they spread to all slices across both rings?
Thanks in advance for any information!